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Abstract—The analytical models for the output 
characteristics of tunnel FETs (TFETs) based on 
Maxwell-Boltzmann (MB) statistics have some accuracy 
issues, especially in linear region of operation, when 
compared with more sophisticated numerical approaches. 
In this letter, by exploiting the thermal injection method 
(TIM), an accurate analytical model for the TFET potential 
profile is proposed. Although the approach is initially 
envisaged for heterojunction TFETs (H-TFETs), it could be 
straightforwardly adopted for homojunction TFETs. After 
an accurate description of the potential profile is obtained, 
the current is then computed by means of a Landauer-like 
expression. Comparison with numerical simulations at 
different bias conditions shows that the predicted output 
characteristics qualitatively improve, leading to a 
significant enhancement in accuracy at a much less 
computational cost. 
 
Index Terms—Analytical model, Maxwell-Boltzmann 
statistics, Tunnel FET, Thermal injection method. 
 
I. INTRODUCTION 
n analytical potential model considering Fermi-Dirac (FD) 
statistics is difficult to derive due to the numerical 
implementation of the FD integral [1]. As a consequence, a 
variety of models reported in the literature [2]–[5] have to 
resort to Maxwell-Boltzmann (MB) statistics due to its 
simplicity, despite some iterations involved. However, MB 
statistics becomes questionable and it is expected to provide 
less accurate results when simulating the carrier transport in 
tunnel FETs (TFETs) [6].  
In this letter, a new analytical potential model is developed 
for double-gate (DG) heterojunction TFETs (H-TFETs) (Fig. 
1(a)) by adopting the thermal injection method (TIM), which 
will be explained in detail later. The problems with inaccuracy 
and inefficiency associated with the use of MB and FD 
statistics in the past are successfully evaded.  
 
This work was supported in part by the National Natural Science Foundation 
of China under Grant 61176038 and Grant 61474093, the Technology 
Development Program of Shaanxi Province under Grant 2016GY-075, 
(Corresponding author: Zunchao Li.) 
Y. Guan, Z. Li, Y. Zhang, and F. Liang are with School of Microelectronics, 
Xi’an Jiaotong University, Xi’an 710049, Shaanxi, P. R. China (e-mail: 
zcli@xjtu.edu.cn). 
H. Carrillo-Nuñez, V. P. Georgiev and A. Asenov are with the School of 
Engineering, University of Glasgow, Glasgow G12 8LT, U.K. 
II. THEORY AND METHODOLOGY 
Fig. 1(a) describes the DG H-TFET considered in this work 
with the internally lattice-matched GaAs0.5Sb0.5/In0.53Ga0.47As 
heterostructure, which is popular because it is lattice matched 
to the InP substrate [7]. The high-k oxide layer HfO2 is 𝑡𝑜𝑥 =
2nm  thick. The lightly p-doped channel is with doping of 
1016cm−3 . The body thickness, source doping, and drain 
doping are 𝑡𝑠 = 10nm , 𝑁𝑆 = 5 × 10
19cm−3 , and 𝑁𝐷 =
5 × 1018cm−3, respectively. Such high doping concentrations 
have been realized experimentally [8]. The work function of the 
gate is 4.6 eV which corresponds to TiN metal gate with <200> 
grain orientation [9] and guarantees that the valence band (VB) 
at the source aligns with the conduction band (CB) at the 
channel at 𝑉𝑔𝑠 = 0V. For the numerical simulations of the test 
TFET, the commercial TCAD tool Sentaurus-device [10] has 
been used. The dynamic nonlocal tunneling-path method, FD 
statistics, and band-gap-narrowing were activated in the 
simulations. The quantum confinement effects were ignored for 
sake of simplicity. The parameters for the extraction of the 
band-to-band tunneling (BTBT) are taken from [7].  
A. Analytical Model based on MB statistics 
The sketch band-diagram of a H-TFET is shown in Fig. 1(b).  
𝐸𝑔,𝑒𝑓𝑓 is the effective tunneling barrier height. For simplicity, 
the source depletion is ignored and the BTBT is only assumed 
from source to channel regions. The channel barrier near source 
can be described by the following exponential profile [1], [3],  
 
 𝜑(𝑥) = (𝐸𝑔,𝑒𝑓𝑓 + 𝑞𝜑𝑡𝑤) exp (−
𝜋𝑥
𝜆
) − 𝑞𝜑𝑡𝑤 (1) 
𝜑𝑡𝑤 = 𝜑𝑡𝑤,𝑀𝐵 = 𝑉𝑔𝑠 − (4𝑉𝑡𝜀𝑠𝛽tan𝛽)/(𝑡𝑠𝐶𝑜𝑥), (2) 
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Fig. 1. (a) Structure of DG H-TFET. (b) Sketch of H-TFET band-diagram. (c) 
Ids–Vds curves from simulations (symbols) and the model given by (2) (lines). 
The model parameters are: Eg,eff = 0.27eV which is in line with [7], d1 = 0.1eV 
for Nv = 8×10
18cm-3, Nc = 2×10
17cm-3, me = 0.04m0, and mh = 0.46m0.   
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where 𝜆  is the scaling length [3] and 𝑞𝜑𝑡𝑤  is the tunneling 
window. By solving the one-dimensional Poisson’s equation, 
with the carriers obeying a Boltzmann distribution, 𝛽  is 
obtained from [3] 
 
 
𝑉𝑔𝑠−𝑉𝑑𝑠−𝑑1
2𝑉𝑡 
– ln (
2
𝑡𝑠
√
2𝜀𝑠𝑉𝑡
𝑞𝑁𝑐
) = 
                                   𝑙𝑛𝛽 − ln(𝑐𝑜𝑠𝛽) +
2𝜀𝑠𝑡𝑜𝑥
𝜀𝑖𝑡𝑠
𝛽𝑡𝑎𝑛𝛽. (3) 
 
𝑉𝑡 is the thermal voltage, 𝑁𝑐 is the effective Density-of-States 
(DOS) of the CB within the channel/drain regions, and 𝑑1 =
𝑘𝑇𝐹1/2
−1 (0.5𝑁𝑠√𝜋/𝑁𝑣) is the source degeneracy factor, with 𝑁𝑣 
being the effective DOS of the VB in source region. 
For electrons, with effective mass 𝑚𝑒, the current per gate 
width is given by a Landauer-like equation [4], [11] 
 
 𝐼ds =
𝑞𝑚𝑒𝑡𝑠
2𝜋2ℏ3
∫ 𝑇1𝐷
𝑞𝜑𝑡𝑤
0
(1 − 𝑒−𝐸𝑡𝐸𝑝𝑚)(𝑓𝑆 − 𝑓𝐷)/(𝐸𝑡)𝑑𝐸, (4) 
 
where 𝑓𝑆/𝐷  is the occupancy factor at source/drain reservoir. 
The maximum perpendicular kinetic energy 𝐸𝑝𝑚 =
min {𝑞𝜑𝑡𝑤 − 𝐸, (𝑚ℎ𝐸)/𝑚𝑒}  assures conservation of 
perpendicular momentum. 1D tunneling probability 𝑇1𝐷 and 𝐸𝑡 
are adopted from [4] without any fitting parameters. 
The comparison of 𝐼𝑑𝑠 − 𝑉𝑑𝑠 characteristics generated from 
(4) and numerical simulations is plotted in Fig. 1(c) at 𝑉𝑔𝑠 =
0.5V. As observed, the saturation is well predicted by both the 
approaches. However, the former highly underestimates 𝐼𝑑𝑠 
within linear region, which also is apparent at other gate 
voltages. Such a difference is a direct consequence from 
employing MB statistics in (2) to calculate 𝜑𝑡𝑤 . In order to 
verify this hypothesis, the simulation result with MB statistics 
activated is also given by the open symbols in Fig. 1(c). It 
should be noted that FD/MB statistics can be activated only for 
the whole device [10]. At this time, the reported model 
overestimates the current over the entire operation range. This 
overall mismatch is ascribed to the difference of source 
degeneracy (i.e. VB) in MB and FD cases, resulting from the 
high doping, as shown in Fig. 2(a) (linear region) and (b) 
(saturation region). The difference of channel barrier between 
MB and FD cases only appears in linear region. Further, by 
adjusting the lower limit of the integral in (4) to model source 
degeneracy with MB, the dashed line shows well matched 
result with the open symbols (Fig. 1(c)).  
B. Analytical model based on TIM 
From our previous analysis, a good accuracy for predicting 
the whole 𝐼𝑑𝑠 − 𝑉𝑑𝑠 characteristics cannot be guaranteed by (2). 
Better predictions would be obtained by using FD statistics for 
the extraction of 𝜑𝑡𝑤. Unfortunately, it is not straightforward to 
derive an analytical expression for it [1], [2].  
Alternatively, considering that inversion charge is injected 
from drain in TFET, as suggested in Ref. [12], the carrier 
density in the channel can be described as 𝑛𝑒 = 𝑁𝐷 ×
𝑒−𝜙𝐶𝐷(𝑦)/𝑉𝑡, with channel/drain barrier height 𝜙𝐶𝐷(𝑦) = 𝑑1 +
𝑑2 + 𝑉𝑑𝑠 − 𝜑𝑡𝑤(𝑦) . 𝑑2 = 𝑘𝑇𝐹1/2
−1 (0.5𝑁𝐷√𝜋/𝑁𝑐)  is the drain 
degeneracy factor. The inversion charge per unit area thus can 
be expressed as  
 
 𝑄𝑒 = 𝑞𝑁𝐷 ∫ 𝑒
−𝜙𝐶𝐷(𝑦)/𝑉𝑡
𝑡𝑠
0
𝑑𝑦. (5) 
 
In ultra-thin body and nanowire TFETs, the variation of the 
potential profile in a cross section plane is expected to be very 
weak, as shown in Fig. 2(c) [1]. We therefore assumed 𝜑𝑡𝑤 to 
be constant. Performing calculations of the integral in (5), 𝜑𝑡𝑤 
can be then computed, by means of Gauss’s law and the proper 
boundary conditions, from  
 
 𝑞𝑡𝑠𝑁𝐷𝑒
(𝜑𝑡𝑤−𝑑1−𝑑2−𝑉𝑑𝑠)/𝑉𝑡 = 2𝐶𝑜𝑥(𝑉𝑔𝑠 − 𝜑𝑡𝑤). (6) 
 
The solution of (6) has a Lambert’s W function form. However, 
an analytical expression for 𝜑𝑡𝑤 can be obtained as explained 
below.  
The dependence of carrier density on 𝑉𝑔𝑠 , obtained from 
simulation, is shown in Fig. 2(d). Please note that the screening 
carrier density 𝑁inv does not depend on the gate bias. Therefore, 
it is safe to use the empirical value of 𝑁𝑖𝑛𝑣 = 1.2 × 10
18cm−3, 
based on the following definition, 𝑑log(𝑛𝑒) 𝑑𝑉𝑔𝑠|⁄ 𝑁𝑖𝑛𝑣
≈
30% max(𝑑log (𝑛𝑒) 𝑑𝑉𝑔𝑠⁄ ). For a Si channel TFET, it is found 
that 𝑁inv = 1.5 × 10
18cm−3  is consistent with the empirical 
value used in Ref. [13]. Although, the slight difference of 𝑁inv 
between the InGaAs and Si channels reveals that 𝑁inv weakly 
depends on the channel material, 𝑁inv should be considered as 
a parameter that is affected by the device parameters, such as 
body thickness and oxide material, which influence the gate 
electrostatic control. The stronger the gate control, the higher 
the screening carrier concentration needed. For instance, 
𝑁inv = 2.7 × 10
18cm−3 when 𝑡𝑠 = 7nm in case of the InGaAs 
channel TFET. When 𝑛𝑒 = 𝑁inv, the gate voltage is called the 
critical voltage 𝑉𝑐𝑣 , and 𝜑𝑡𝑤(𝑉𝑐𝑣) = 𝑑1 + 𝑉𝑑𝑠 + 𝑑𝑐 , in which 
𝑑𝑐 = 𝑘𝑇𝐹1/2
−1 (0.5𝑁𝑖𝑛𝑣√𝜋/𝑁𝑐). Before this point, the potential 
increases almost linearly with 𝑉𝑔𝑠, hence we approximate 𝑉𝑐𝑣 ≈
𝜑𝑡𝑤(𝑉𝑐𝑣). As a function of 𝑉𝑔𝑠, the left-hand-side of (6), namely 
𝐹, can be approximated by Taylor expansions around 𝑉𝑔𝑠 = 𝑉𝑐𝑣  
up to the second-order,  
 
Fig. 2. Band diagrams under FD and MB statistics biased within (a) linear 
region and (b) saturation region at Vgs = 0.5V. The shaded area indicates the 
tunneling barrier. (c) Potential profile along y axis. Inset is the potential 
contour. (d) Curve of carrier density vs. Vgs. All are obtained from simulations. 
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 𝐹 = 𝐹(𝑉𝑐𝑣) + 𝐹
′(𝑉𝑐𝑣)(𝑉𝑔𝑠 − 𝑉𝑐𝑣) + 
                           0.5𝐹′′(𝑉𝑐𝑣)(𝑉𝑔𝑠 − 𝑉𝑐𝑣)
2
. (7) 
 
Then, the closed-form of 𝜑𝑡𝑤 is written as  
 
 𝜑𝑡𝑤 = 𝜑𝑡𝑤,𝑇𝐼𝑀 = 𝑉𝑔𝑠 −
𝐹
2𝐶𝑜𝑥
, (8) 
𝐹 = 𝐹𝑏 [
1 +
𝐶𝑜𝑥
𝑉𝑡𝐶𝑜𝑥+0.5𝐹𝑏
(𝑉𝑔𝑠 − 𝑉𝑐𝑣)
+
 0.5𝑉𝑡𝐶𝑜𝑥
3
(𝑉𝑡𝐶𝑜𝑥+0.5𝐹𝑏)
3 (𝑉𝑔𝑠 − 𝑉𝑐𝑣)
2], (9) 
  
with 𝐹𝑏 = 𝑞𝑡𝑠𝑁𝐷𝑒
(𝑑𝑐−𝑑2)/𝑉𝑡 . Note that (8) cannot predict the 
potential in the saturation regime, i.e. the gate-control region. 
This is because after 𝑉𝑐𝑣  reaches 𝑉𝑔𝑠 , 𝜑𝑡𝑤,𝑇𝐼𝑀  decreases with 
the continuing increase of 𝑉𝑑𝑠 . If all terms of 𝑉𝑐𝑣  in (9) are 
replaced by 𝑉𝑔𝑠, a linear relationship between 𝜑𝑡𝑤,𝑇𝐼𝑀 and 𝑉𝑔𝑠 
(feature of gate-control region) is found. Finally, (8) can be 
used over the entire range, by exploiting the following 
contiguous function [13]  
 
 𝑉𝑅 =
1
2
[𝑉𝑔𝑠 + 𝑉𝑐𝑣 − √(𝑉𝑔𝑠 − 𝑉𝑐𝑣)
2
+ 𝛿2], (10) 
 
to replace 𝑉𝑐𝑣 in (9). In (10), 𝛿 is a fitting factor for a smooth 
transition from gate-control to drain-control regions. In this 
paper, 𝛿 is set to 0.04V.  
The analytical CB profiles obtained with (2) and (8) at 𝑉𝑑𝑠 =
0.10V and 0.15V, respectively, are presented in Fig. 3(a)-(b). 
The results of the corresponding numerical simulations are also 
plotted. Notice that the CB profile obtained with (8) is more 
accurate when comparing with the numerical results. As a 
consequence, a better match of the 𝜑𝑡𝑤 vs. 𝑉𝑑𝑠 dependence is 
observed in Fig. 3(c) when using results from (8). Although, the 
saturation of 𝜑𝑡𝑤 in the channel can be predicted by both TIM 
and MB, they deviate at lower 𝑉𝑑𝑠 from the TCAD result. This 
difference might come from the reduction of the 
three-dimensional to a one-dimensional problem. Despite this 
relatively crude approximation, the tunneling window obtained 
with TIM model is within the center and surface potential. The 
relative error of 𝜑𝑡𝑤  w.r.t the simulated surface window, as 
shown in Fig. 3(d), reduces from 18.49% (12.82%) to 1.12% 
(0.93%), when it is modeled by TIM at 𝑉𝑑𝑠 = 0.10V(0.15V). 
Note that δ has a very small influence on the relative error (Fig. 
3(e)). Therefore, the 𝐼𝑑𝑠 − 𝑉𝑑𝑠 results from TIM are in better 
agreement with the numerical simulations, as shown in Fig. 4.  
It may be confusing how the agreement is achieved when the 
CB barrier from model is bigger than that from simulation, as 
presented in Fig. 3. The same happens for the MB case. 
Actually, the two aspects, i.e. ignoring source depletion 
assumed in this paper and the consequent bigger CB barrier, 
lead to opposite effects on the current, counteracting each 
other’s influence. The source depletion effects can be 
considered through the depletion approximation as in Refs. [14], 
[15], where 𝜑(𝑥) = (𝐸𝑔,𝑒𝑓𝑓 − Δ + 𝑞𝜑𝑡𝑤) exp(−𝜋𝑥/𝜆) −
𝑞𝜑𝑡𝑤. Δ, being the energy bending of source depletion region, 
is the changed channel potential energy at x = 0 to keep the 
source band-gap constant, and can be obtained by the 
continuity conditions at the source/channel junction [14], [15]. 
As shown by the dashed lines in Fig. 3(a) and (b), a better 
match is obtained for the CB. Finally, in order to investigate the 
source doping influence, it might be necessary to include the 
hole tunneling contribution in (4) based on the source depletion 
potential (Fig. 2(a)). However, the latter would require the 
implementation of additional models [14] which are out of the 
scope of this work. 
III. CONCLUSION 
Based on TIM, an efficient and simple potential model is 
derived for H-TFET and verified by comparing with numerical 
simulations. The proposed method is fully analytical with no 
iterative steps involving the solution of a transport equation. It 
was found that TIM is more accurate than MB approximation to 
compute the tunneling window, leading to more accurate 
prediction for the 𝑰𝒅𝒔 − 𝑽𝒅𝒔  characteristics at a much less 
computational cost. Although, not discussed in detail here, the 
TIM model could accurately predict the 𝑰𝒅𝒔 − 𝑽𝒈𝒔 
characteristic, especially at high gate voltages. Finally, 
trap-assisted tunneling which is likely to occur due to the 
technological immaturity of the chosen material system will not 
influence the result since it plays a major role in the 
subthreshold region [16], [17].  
 
Fig. 3. CB profiles at (a) Vds = 0.10V and (b) Vds = 0.15V. (c) Curve of φtw vs. 
Vds. (d) Histogram summarizing φtw relative error to surface value. (e) Relative 
error vs. 𝛿. Vgs = 0.50V, d2 = 0.2eV, and the other parameters are the same as 
in Fig. 1. The dashed lines in (a) and (b) show the case with source depletion.  
 
 
Fig. 4. Ids–Vds curves at various Vgs computed by means of TIM for H-TFETs 
with body thickness (a) ts = 10 nm and (b) ts = 7 nm. The simulation data in (a) 
are the same as in Fig. (1). 
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